2004-07-26 20:18:55 +00:00
|
|
|
#!/usr/bin/env perl
|
|
|
|
|
2008-11-12 08:15:52 +00:00
|
|
|
$flavour = shift;
|
|
|
|
$output = shift;
|
|
|
|
if ($flavour =~ /\./) { $output = $flavour; undef $flavour; }
|
2004-07-26 20:18:55 +00:00
|
|
|
|
2008-11-12 08:15:52 +00:00
|
|
|
$win64=0; $win64=1 if ($flavour =~ /[nm]asm|mingw64/ || $output =~ /\.asm$/);
|
2004-11-21 10:36:25 +00:00
|
|
|
|
2008-11-12 08:15:52 +00:00
|
|
|
$0 =~ m/(.*[\/\\])[^\/\\]+$/; $dir=$1;
|
|
|
|
open STDOUT,"| $^X ${dir}perlasm/x86_64-xlate.pl $flavour $output";
|
2004-11-21 10:36:25 +00:00
|
|
|
|
2008-11-12 08:15:52 +00:00
|
|
|
if ($win64) { $arg1="%rcx"; $arg2="%rdx"; }
|
|
|
|
else { $arg1="%rdi"; $arg2="%rsi"; }
|
|
|
|
print<<___;
|
|
|
|
.extern OPENSSL_cpuid_setup
|
|
|
|
.section .init
|
|
|
|
call OPENSSL_cpuid_setup
|
2007-05-14 15:57:19 +00:00
|
|
|
|
2004-07-26 20:18:55 +00:00
|
|
|
.text
|
2004-11-21 10:36:25 +00:00
|
|
|
|
|
|
|
.globl OPENSSL_atomic_add
|
2008-11-12 08:15:52 +00:00
|
|
|
.type OPENSSL_atomic_add,\@abi-omnipotent
|
2004-11-21 10:36:25 +00:00
|
|
|
.align 16
|
|
|
|
OPENSSL_atomic_add:
|
2008-11-12 08:15:52 +00:00
|
|
|
movl ($arg1),%eax
|
|
|
|
.Lspin: leaq ($arg2,%rax),%r8
|
|
|
|
.byte 0xf0 # lock
|
|
|
|
cmpxchgl %r8d,($arg1)
|
2004-11-21 10:36:25 +00:00
|
|
|
jne .Lspin
|
2005-06-20 14:56:48 +00:00
|
|
|
movl %r8d,%eax
|
2008-11-12 08:15:52 +00:00
|
|
|
.byte 0x48,0x98 # cltq/cdqe
|
2004-11-21 10:36:25 +00:00
|
|
|
ret
|
|
|
|
.size OPENSSL_atomic_add,.-OPENSSL_atomic_add
|
|
|
|
|
2007-05-14 15:57:19 +00:00
|
|
|
.globl OPENSSL_rdtsc
|
|
|
|
.type OPENSSL_rdtsc,\@abi-omnipotent
|
|
|
|
.align 16
|
|
|
|
OPENSSL_rdtsc:
|
|
|
|
rdtsc
|
|
|
|
shl \$32,%rdx
|
|
|
|
or %rdx,%rax
|
|
|
|
ret
|
|
|
|
.size OPENSSL_rdtsc,.-OPENSSL_rdtsc
|
|
|
|
|
2004-11-21 10:36:25 +00:00
|
|
|
.globl OPENSSL_ia32_cpuid
|
2007-05-14 15:57:19 +00:00
|
|
|
.type OPENSSL_ia32_cpuid,\@abi-omnipotent
|
2004-11-21 10:36:25 +00:00
|
|
|
.align 16
|
|
|
|
OPENSSL_ia32_cpuid:
|
2007-05-14 15:57:19 +00:00
|
|
|
mov %rbx,%r8
|
2007-04-02 09:50:14 +00:00
|
|
|
|
|
|
|
xor %eax,%eax
|
|
|
|
cpuid
|
2009-05-14 18:25:29 +00:00
|
|
|
mov %eax,%r11d # max value for standard query level
|
|
|
|
|
2007-04-02 09:50:14 +00:00
|
|
|
xor %eax,%eax
|
|
|
|
cmp \$0x756e6547,%ebx # "Genu"
|
|
|
|
setne %al
|
|
|
|
mov %eax,%r9d
|
|
|
|
cmp \$0x49656e69,%edx # "ineI"
|
|
|
|
setne %al
|
|
|
|
or %eax,%r9d
|
|
|
|
cmp \$0x6c65746e,%ecx # "ntel"
|
|
|
|
setne %al
|
2009-05-14 18:25:29 +00:00
|
|
|
or %eax,%r9d # 0 indicates Intel CPU
|
|
|
|
jz .Lintel
|
|
|
|
|
|
|
|
cmp \$0x68747541,%ebx # "Auth"
|
|
|
|
setne %al
|
|
|
|
mov %eax,%r10d
|
|
|
|
cmp \$0x69746E65,%edx # "enti"
|
|
|
|
setne %al
|
|
|
|
or %eax,%r10d
|
|
|
|
cmp \$0x444D4163,%ecx # "cAMD"
|
|
|
|
setne %al
|
|
|
|
or %eax,%r10d # 0 indicates AMD CPU
|
|
|
|
jnz .Lintel
|
|
|
|
|
|
|
|
# AMD specific
|
|
|
|
mov \$0x80000000,%eax
|
|
|
|
cpuid
|
|
|
|
cmp \$0x80000008,%eax
|
|
|
|
jb .Lintel
|
|
|
|
|
|
|
|
mov \$0x80000008,%eax
|
|
|
|
cpuid
|
|
|
|
movzb %cl,%r10 # number of cores - 1
|
|
|
|
inc %r10 # number of cores
|
|
|
|
|
|
|
|
mov \$1,%eax
|
|
|
|
cpuid
|
|
|
|
bt \$28,%edx # test hyper-threading bit
|
|
|
|
jnc .Ldone
|
|
|
|
shr \$16,%ebx # number of logical processors
|
|
|
|
cmp %r10b,%bl
|
|
|
|
ja .Ldone
|
|
|
|
and \$0xefffffff,%edx # ~(1<<28)
|
|
|
|
jmp .Ldone
|
2007-04-02 09:50:14 +00:00
|
|
|
|
2009-05-14 18:25:29 +00:00
|
|
|
.Lintel:
|
|
|
|
cmp \$4,%r11d
|
|
|
|
mov \$-1,%r10d
|
|
|
|
jb .Lnocacheinfo
|
|
|
|
|
|
|
|
mov \$4,%eax
|
|
|
|
mov \$0,%ecx # query L1D
|
|
|
|
cpuid
|
|
|
|
mov %eax,%r10d
|
|
|
|
shr \$14,%r10d
|
|
|
|
and \$0xfff,%r10d # number of cores -1 per L1D
|
|
|
|
|
|
|
|
.Lnocacheinfo:
|
2007-05-14 15:57:19 +00:00
|
|
|
mov \$1,%eax
|
2004-11-21 10:36:25 +00:00
|
|
|
cpuid
|
2007-05-14 15:57:19 +00:00
|
|
|
cmp \$0,%r9d
|
2007-04-02 09:50:14 +00:00
|
|
|
jne .Lnotintel
|
2007-08-23 12:01:58 +00:00
|
|
|
or \$0x00100000,%edx # use reserved 20th bit to engage RC4_CHAR
|
2007-04-02 09:50:14 +00:00
|
|
|
and \$15,%ah
|
|
|
|
cmp \$15,%ah # examine Family ID
|
|
|
|
je .Lnotintel
|
2007-08-23 12:01:58 +00:00
|
|
|
or \$0x40000000,%edx # use reserved bit to skip unrolled loop
|
2007-04-02 09:50:14 +00:00
|
|
|
.Lnotintel:
|
2007-07-21 14:46:27 +00:00
|
|
|
bt \$28,%edx # test hyper-threading bit
|
|
|
|
jnc .Ldone
|
2009-05-14 18:25:29 +00:00
|
|
|
and \$0xefffffff,%edx # ~(1<<28)
|
|
|
|
cmp \$0,%r10d
|
|
|
|
je .Ldone
|
|
|
|
|
|
|
|
or \$0x10000000,%edx # 1<<28
|
2007-04-02 09:50:14 +00:00
|
|
|
shr \$16,%ebx
|
|
|
|
cmp \$1,%bl # see if cache is shared
|
|
|
|
ja .Ldone
|
2007-05-14 15:57:19 +00:00
|
|
|
and \$0xefffffff,%edx # ~(1<<28)
|
2007-04-02 09:50:14 +00:00
|
|
|
.Ldone:
|
2007-05-14 15:57:19 +00:00
|
|
|
shl \$32,%rcx
|
|
|
|
mov %edx,%eax
|
|
|
|
mov %r8,%rbx
|
|
|
|
or %rcx,%rax
|
2004-11-21 10:36:25 +00:00
|
|
|
ret
|
|
|
|
.size OPENSSL_ia32_cpuid,.-OPENSSL_ia32_cpuid
|
2007-05-14 21:35:25 +00:00
|
|
|
|
|
|
|
.globl OPENSSL_cleanse
|
2008-11-12 08:15:52 +00:00
|
|
|
.type OPENSSL_cleanse,\@abi-omnipotent
|
2007-05-14 21:35:25 +00:00
|
|
|
.align 16
|
|
|
|
OPENSSL_cleanse:
|
|
|
|
xor %rax,%rax
|
2008-11-12 08:15:52 +00:00
|
|
|
cmp \$15,$arg2
|
2007-05-14 21:35:25 +00:00
|
|
|
jae .Lot
|
|
|
|
.Little:
|
2008-11-12 08:15:52 +00:00
|
|
|
mov %al,($arg1)
|
|
|
|
sub \$1,$arg2
|
|
|
|
lea 1($arg1),$arg1
|
2007-05-14 21:35:25 +00:00
|
|
|
jnz .Little
|
|
|
|
ret
|
|
|
|
.align 16
|
|
|
|
.Lot:
|
2008-11-12 08:15:52 +00:00
|
|
|
test \$7,$arg1
|
2007-05-14 21:35:25 +00:00
|
|
|
jz .Laligned
|
2008-11-12 08:15:52 +00:00
|
|
|
mov %al,($arg1)
|
|
|
|
lea -1($arg2),$arg2
|
|
|
|
lea 1($arg1),$arg1
|
2007-05-14 21:35:25 +00:00
|
|
|
jmp .Lot
|
|
|
|
.Laligned:
|
2008-11-12 08:15:52 +00:00
|
|
|
mov %rax,($arg1)
|
|
|
|
lea -8($arg2),$arg2
|
|
|
|
test \$-8,$arg2
|
|
|
|
lea 8($arg1),$arg1
|
2007-05-14 21:35:25 +00:00
|
|
|
jnz .Laligned
|
2008-11-12 08:15:52 +00:00
|
|
|
cmp \$0,$arg2
|
2007-05-14 21:35:25 +00:00
|
|
|
jne .Little
|
|
|
|
ret
|
|
|
|
.size OPENSSL_cleanse,.-OPENSSL_cleanse
|
2004-07-26 20:18:55 +00:00
|
|
|
___
|
2008-11-12 08:15:52 +00:00
|
|
|
|
|
|
|
print<<___ if (!$win64);
|
|
|
|
.globl OPENSSL_wipe_cpu
|
|
|
|
.type OPENSSL_wipe_cpu,\@abi-omnipotent
|
|
|
|
.align 16
|
|
|
|
OPENSSL_wipe_cpu:
|
|
|
|
pxor %xmm0,%xmm0
|
|
|
|
pxor %xmm1,%xmm1
|
|
|
|
pxor %xmm2,%xmm2
|
|
|
|
pxor %xmm3,%xmm3
|
|
|
|
pxor %xmm4,%xmm4
|
|
|
|
pxor %xmm5,%xmm5
|
|
|
|
pxor %xmm6,%xmm6
|
|
|
|
pxor %xmm7,%xmm7
|
|
|
|
pxor %xmm8,%xmm8
|
|
|
|
pxor %xmm9,%xmm9
|
|
|
|
pxor %xmm10,%xmm10
|
|
|
|
pxor %xmm11,%xmm11
|
|
|
|
pxor %xmm12,%xmm12
|
|
|
|
pxor %xmm13,%xmm13
|
|
|
|
pxor %xmm14,%xmm14
|
|
|
|
pxor %xmm15,%xmm15
|
|
|
|
xorq %rcx,%rcx
|
|
|
|
xorq %rdx,%rdx
|
|
|
|
xorq %rsi,%rsi
|
|
|
|
xorq %rdi,%rdi
|
|
|
|
xorq %r8,%r8
|
|
|
|
xorq %r9,%r9
|
|
|
|
xorq %r10,%r10
|
|
|
|
xorq %r11,%r11
|
|
|
|
leaq 8(%rsp),%rax
|
|
|
|
ret
|
|
|
|
.size OPENSSL_wipe_cpu,.-OPENSSL_wipe_cpu
|
|
|
|
___
|
|
|
|
print<<___ if ($win64);
|
|
|
|
.globl OPENSSL_wipe_cpu
|
|
|
|
.type OPENSSL_wipe_cpu,\@abi-omnipotent
|
|
|
|
.align 16
|
|
|
|
OPENSSL_wipe_cpu:
|
|
|
|
pxor %xmm0,%xmm0
|
|
|
|
pxor %xmm1,%xmm1
|
|
|
|
pxor %xmm2,%xmm2
|
|
|
|
pxor %xmm3,%xmm3
|
|
|
|
pxor %xmm4,%xmm4
|
|
|
|
pxor %xmm5,%xmm5
|
|
|
|
xorq %rcx,%rcx
|
|
|
|
xorq %rdx,%rdx
|
|
|
|
xorq %r8,%r8
|
|
|
|
xorq %r9,%r9
|
|
|
|
xorq %r10,%r10
|
|
|
|
xorq %r11,%r11
|
|
|
|
leaq 8(%rsp),%rax
|
|
|
|
ret
|
|
|
|
.size OPENSSL_wipe_cpu,.-OPENSSL_wipe_cpu
|
|
|
|
___
|
|
|
|
|
2007-06-21 11:39:35 +00:00
|
|
|
close STDOUT; # flush
|